This letter explores regulation of current flow within a silicon field-effect transistor by gate-induced tunneling through a Schottky barrier located at the interface between a metallic source electrode and the Si channel. The goal here is to forestall short-channel effects which are expected to prevent further size reductions in conventional devices when linewidths reach -1000 A. Control of tunneling appears to be possible at minimum channel lengths L -250 A or less while simultaneously eliminating the need for large-area source-and drain contacts, so that scaling of Si transistors could be significantly extended if this principle proves technically feasible.
Extraordinary progress has resulted from a doubling in the number of individual transistors within the most advanced integrated circuits every two or three years over the past three decades. Conventional metal-oxide-semiconductor field-effect transistors (MOSFETs) are thought to be limited to minimum dimensions ~1000 A, however, so that fitrther increases in device density are expected to slow within the next ten years as production linewidths approach this scale. ' Channel lengths as small as L-300 A appear theoretically possible by employing a bottom gate as well as a top gate," but this highly modified structure presents formidable challenges to future fabrication technology. Recently, n-MOSFETs with gate lengths L-400
A have been fabricated3 utilizing a sophisticated phosphorus diffusion technique to produce ultrathin source and drain fingers with junction depths t-100 A. Here we propose a different alteration in the standard MOSFET structure which could extend scaling limits into the range L -250 A, based upon control of quantum tunneling through a Schottky barrier formed at the interface between a metallic source electrode4 and the Si channel.
The simplest (idealized) structure of this type is sketched in Fig. 1 . The essential departure from a standard MOSFET is the use of metal or silicide at the source and drain electrodes in order to present a Schottky barrier of constant height, @s, to carriers entering the Si channel. Fabrication difficulties include the need for uniform barrier heights and an accurately planar surface extending from source to channel to drain following deposition of the metallic electrodes. The gate is to be separated from the Si channel by a very thin dielectric, .si , of thickness d-C50 A. Illustrated here in selfaligned configuration, the gate could be offset in order to permit a shallow implant of the finished device to convert the dram to a low-impedance ohmic contact. The Si substrate is undoped for simplicity in the example described below, so that the channel region beneath the gate will be depleted of carriers under flat-band conditions. The flat-band voltage in this case is just the difference in work functions between gate and source electrodes. With positive applied gate voltage V, (relative to flat-band), large electric fields are induced at the interface between the grounded source and the Si channel, a,= 11.8 aa, close to the surface. This region of high electric fields and rapid band-bending extends only to distances of order d= (es/a&I near the top corner of the reverse-biased source electrode in both the longitudmal, X, and vertical, z, directions. The potential is pinned near V, at the forwardbiased drain contact, and electrons will populate a surface channel beneath the gate when VG>ae,+VD.
We have simulated the structure shown in Fig. 1 using a commercial package, SEMICAD,' together with our own calculation of tunneling and thermionic emission at the source contact in order to achieve a self-consistent solution. Results are reported here for Schottky barrier heights @s=O.37 eV at the source and drain. This value is large enough that thermionic emission currents -10 A/cm' are small at room temperature. No common material produces an n-type barrier less than 0.55 eV on Si, but lower p-type barriers are readily available. Pd$i has a barrier @s=O.37 eV to p-type Si, while Au contacts yield @a=O.32 eV. Several additional silicides have p-type barriers @s-O.40 eV, so that the example chosen here represents many possible choices for metallization. In the p-channel version of the device, a negative gate voltage controls the tunneling of light holes, with effective mass ml*h=O.l6ma, out of the source electrode and into the surface channel. The insulator here is SiOz (.si=3.9e,J with thickness d=30 & the minimum oxide thickness currently employed in experimental devices and close to the limit set by tunneling.6 Depth of source and drain electrodes and gate thickness is t=lOO A, although these dimensions are not critical. The maximum gate voltage in these simulations is 2.0 V corresponding to an insulator electric field F,=6.7X106 V/cm, a factor of 3-4 below breakdown for such ultrathin SiO, layers7 and roughIy equal to the largest field consistent with a ten-year lifetime.6 Reverse tunneling can occur at the drain for large V, with the gate grounded, as a few electrons penetrate the larger complementary barrier @$=0.75 eV. This effect would produce a significant subthreshold current -low3 A/cm, but is neglected here because it can be easily eliminated by gate offset and/Orion implantation.
The tunnel current density at the source can be estimated by adapting an approximate expression derived by Padovani and Strattons for reverse-biased Schottky barriers:
(1) with effective Richardson constant K= 1.6X 101'(m */lizo) A cm-' eV-'. In the triangular barrier approximation, the WKB penetration probability b, for carriers at the source Fermi energy is given in terms of electric field by the Fowler-Nordheim expression for internal field emission:
with energy derivative cF=3bF/2@B. These expressions indicate that semiconductor electric fields F,-2X106 V/cm are required to induce large tunnel current densities j-10" A/cm with @,=0.37 eV and m* =0.16 mo. Fields of this magnitude are indeed generated within distances -d/3 near the top corner of the source electrode under the conditions described above. In the detailed simulations, we evaluate transmission probabilities numerically by solving the S&r& dinger equation and summing over energy,g taking into account spatial variations of electric field within the barrier, barrier lowering due to the classical image potential, and thermionic emission." Although drift and diffusion within the conducting surface layer are included, the associated channel resistance is negligible for L <lo00 A.
Figure 2(a) shows a contour plot of the tunnel barrier near the source electrode as a function of depth z below the Si surface and distance x along the channel, computed for V,==2.0 V and V, = 1.0 V with L =SOO A. Each line represents an increment of 0.05 eV in potential energy, the uppermost solid curve marking the exit point for carriers tunneling at the source Fermi energy. The predicted current density in Fig. 2(b) peaks to j-106-lo7
A/cm within the first -20 A below the surface, and then decays more slowly with distance. We note that the thickness and current density of this near-surface region are roughly similar to the channel region of a conventional MOSFET in the hard "on" condition, although the carrier concentration inside the tunnel barrier is of course much smaller. of Fig. 3(a) for L =500 A appears similar to a conventional MOSFET with threshold voltage VT-l.0 V, although the underlying physics is entirely different. Short-channel effects, barely noticeable here, are absent at longer gate lengths. The relatively slow saturation with drain voltage is due to partial screening of the source electric field by carriers populating the surface conducting layer. As V, is increased, these surface charges are drawn away from the source, allowing gate-induced electric fields to approach their limiting values set by the "bare" potential. The leakage current -low5 A/cm with V,=O in Fig. 3(b) represents thermionic emission over the source Schottky barrier, and could be greatly reduced by moderate doping of the channel re@on. The dotted characteristics shown in Fig. 3 for L =250 A are also similar to those of a conventional MOSFET, but one which now shows pronounced short-channel effects near its minimum useable channel length within this configuration. When switched at V,= 2.0 V, the product of channel resistance and gate capacitance yields time constants of -3.5 and 8 ps for L -250 and 500 A, respectively.
The effect of finite channel length may be qualitatively understood in terms of the characteristic size, ~=(EJEJ~, of the regions of high electric field concentrated near the source and drain. For SiO, insulator thickness d=30 A, this scale is 2~90 A. Gate lengths L>4d approach the longchannel limit, while for L < 3 2 the source and drain are no longer effectively isolated and control via the gate becomes given dielectric, and will thus remain approximately constant if all distances and voltages are scaled by the same factor. With d=40 A, for example, the gate lengths in Fig. 3 would be L =667 and 333 A and the maximum voltage 2.67 V. Use of Si3N4(si=7.5cO) as the gate insulator could potentially reduce the distance and voltage scales by a factor of -2, implying minimum gate lengths -150 A and supply voltages -1 v.
In summary, we have demonstrated that gate-induced band-bending within a Si MOSFET structure can be sufficient to induce internal field emission through a Schottky barrier formed at a metal or silicide source electrode. Because the height of this barrier remains approximately constant, short-channel effects can be forestalled to gate lengths as small as L-250 w while retaining SiO, as the gate insulator. Conventional source and drain contacts are no longer required, since these can be integrated into the lowest-level wiring pattern and placed in the substrate. This reduces total device length, eliminates contact resistances, and provides enhanced flexibility in the design of interconnects, all of which pose serious problems for conventional MOSFETs at these dimensions. Although exceptionally tight control of the vertical fabrication technology is required, no critical dimensions are lithographically defined. Control of Schottky barrier tunneling via a field effect represents, we believe, a new principle for nanoscale electronics that deserves to be explored. Many alternative configurations are possible, including opportunities for complementary devices and CMOStype architectures.
